Introduction: Novel device architectures, high-k gate dielectrics, metal gates and high mobility channel materials will be required to continue CMOS device scaling according to Moore's Law and the ITRS [1, 2] . It is now widely accepted that high mobility channel materials are likely to be required beyond the 22 nm node and for this reason, activity has escalated in both Ge-based p-MOSFET and III-V-based n-MOSFET device research [3] . The potential benefits of III-V n-MOSFETs [4] have been explored extensively by Monte
Carlo simulations [5] , and include significantly higher drive current at lower supply voltage compared with silicon-based devices for a given device geometry. The lack of a device quality III-V semiconductor/insulator interface has, in the past, prevented the exploitation of the high electron mobility of compound semiconductors in MOSFETs [6] [7] [8] , but recent progress using an in-situ MBE grown Ga 2 O 3 /(Ga x Gd 1-x ) 2 O 3 (GGO) stack has demonstrated the long channel potential of this technology [9] [10] [11] [12] . The implant-free flat-band architecture described in [11] uses a modulation doped channel to provide connection between the ohmic contacts and the gate, where enhancement mode (e-mode) operation is achieved through judicious selection of gate metal work-function and doping strategy in a high electron mobility III-V heterostructure.
Layer structure and device fabrication: Material growth was carried out on a 3" semi-insulating GaAs substrate using a dual chamber molecular beam epitaxy (MBE) system by the method detailed in [9] . The III-V heterostructure was grown in one chamber before being transferred under ultra high vacuum to a second chamber for high-κ dielectric deposition. Results: Fig. 2 gives typical output characteristics of the 180 nm gate length devices, the shortest gate length III-V MOSFET thus far reported. These well behaved devices have R on (which at this device geometry can be used as a first order approximation for parasitic series resistance) of 1640 Ω.μm -the lowest value reported to date [13] . For the given device geometry, this is in close agreement with the value calculated from the R c and R sh values extracted from TLM structures (1650 Ω.μm).
Typical transfer characteristics, given in Fig. 3 , exhibit a threshold voltage (V t ) of -0.47 V, a maximum drain-source saturation current (I ds,sat ) of 386 μA/μm, and a peak extrinsic transconductance of 426 μS/μm, -the highest value reported to date [12] . We expect that with relatively minor refinements to the gate metal effective work-function, gate-to-channel separation or doping strategy, a positive V t and e-mode operation can be achieved. The gate leakage at V gs = V ds = 1.5 V (J g,limit ) was 44 nA/cm 2 . Fig. 4 compares the extrinsic g m with previously published data for III-V
MOSFETs. This work and [12, [14] [15] [16] [17] were carried out on GaAs wafers, but [13] used an InP substrate, allowing the use of a higher indium concentration channel with higher mobility, which should translate into higher drive current and higher transconductance. Despite this, the data presented in this letter represents an increase in g m of 68% over the previously published best results [12] .
Conclusion:
In this letter, we have presented data on the shortest gate length III-V MOSFETs realised to date. These devices have the highest g m (68% improvement on recently achieved results [12] ) and lowest R on (34% lower than previous best result [13] ) reported, and demonstrate the potential for scaling III-V MOSFETs to deca-nanometre dimensions. 
